



King Mongkut's University of Technology Thonburi

Midterm Exam of First Semester, Academic Year 2017

CPE 325 Computer Architecture and Systems

Computer Engineering Department, 3<sup>rd</sup> Yr.

Section: ABCD

Monday 25th September 2017

13.00-16.00

**Instructions**

1. This examination contains 4 problems, 13 pages (including this cover page).
2. The answers must be written in this exam paper. Please read the instructions carefully.
3. A calculator and a paper dictionary are allowed.
4. A single A4-sized handwritten note may be taken into the examination room. The note has to be handed in with the exam.

Students will be punished if they violate any examination rules. The highest punishment is dismissal.

This examination is designed by  
Assoc. Prof. Tiranee Achalakul, Ph.D.  
Asst. Prof. Marong Phadoongsidhi, Ph.D.  
Prof. Stephen John Turner, Ph.D.  
Tel. 081-922-8466

Instruction: This exam has 4 questions for a total of 100 points. Write your NAME, ID, Section on EVERY page of the exam, else your question might not be graded. This is a closed-book exam. However, you are allowed to bring with you one A4 sheet of paper of notes. Hand in your note with the exam before leaving the room. Calculator is allowed.

1. (20 points) -- Basic C & MIPS Instructions

For questions 1.1 and 1.2, assume that the variables f, g, h, i and j are assigned to registers \$s0, \$s1, \$s2, \$s3 and \$s4 respectively, and that the base address of the arrays A and B are in registers \$a0 and \$a1, respectively.

1.1 (5 pts) For a C statement  $B[j] = f + g + A[2*i]$ , what is a corresponding MIPS assembly code?

1.2 (5 pts) Write a C code version of the following MIPS assembly code

```
sll $t0, $s0, 2
add $t0, $a0, $t0
sll $t1, $s1, 2
add $t1, $a1, $t1
lw $s0, 0($t0)
addi $t2, $t0, 4
lw $t0, 0($t2)
add $t0, $t0, $s0
sw $t0, 0($t1)
```

Name:

Student ID:

Section:

1.3 (5 pts) Provide the type and hexadecimal representation of following instruction: `sw $t1, 32($t2)`

1.4 (5 pts) Provide the type, assembly language instruction, and binary representation of instruction described by the following MIPS fields: `op=0, rs=3, rt=2, rd=3, shamt=0, funct=34`

**2. (30 points) -- Conditionals and Procedures in MIPS Assembly**

Given the following C code segment for question 2.1 and 2.2:

```
i = 0;
j = n-1;
while (i <= j) {
    k = (i+j)/2;
    if (s == A[k])
        break;
    if (s < A[k])
        j = k-1;
    else
        i = k+1;
}
```

Assume that register \$a0 contains the base address of array A, and that the values of n, s, i, j and k are in registers \$a1, \$a2, \$t0, \$t1 and \$t2, respectively.

**2.1 (10 pts)** Write a MIPS assembly version of this code. Do not use pseudo-instructions and do not forget to comment your code.

Name:

Student ID:

Section:

2.2 (10 pts) Assume that the MIPS code starts at location 80000 in a one-word (4-byte) wide instruction memory. Convert your MIPS assembly code in question 2.1 to the MIPS machine language code (with all fields in decimal format). Enter your code in the table below.

Instruction	Main address	op	rs	rt	rd	shamt	funct	
		op	rs	rt	immediate			
		op	address					
	80000							
	80004							
	80008							
	80012							

2.3 (10 pts) A function  $g(x, y)$  is defined recursively as follows:

$$g(x, y) = x \quad \text{if } x = y$$

$$g(x, y) = g(x-y, x) \quad \text{if } x > y$$

$$g(x, y) = g(x, y-x) \quad \text{if } x < y$$

Write a recursive C function to calculate  $g(x, y)$ , then convert this C function to a MIPS procedure. Make sure you follow the MIPS register name and procedure call convention (see the MIPS reference sheet at the back of the exam paper). Do not use pseudo-instructions and do not forget to comment your code.


**3. (20 points) -- Computer Arithmetics**

**3.1 (5 pts)** Assuming single precision IEEE 754 format, what decimal number is represented by this word: 1 01111101 0010000000000000000000

**3.2 (5 pts)** Show the 32-bit IEEE 754 binary representation of the decimal number  $-11/16$  (or  $-0.6875$ ) in single precision.

**3.3 (10pts)** IEEE 754-2008 contains a half precision that is only 16 bits wide. The leftmost bit is still the sign bit, the exponent is 5 bits wide and has a bias of 15, and the mantissa is 10 bits long. A hidden 1 is assumed. Write down the bit pattern to represent  $-1.5625 \times 10^1$  assuming a version of this format, which uses an excess-16 format to store the exponent.

4. (30 points – Processor datapath & pipelining) Consider the datapath diagram below:



4.1 (15 pts) Can the MIPS circuit given in the figure above handle the 'BGEZ' instruction? If so, explain why. If not, explain why and add path(s) and/or component(s) into the diagram above as well as given explanation of the modified circuit.

Hint: BGEZ = branch on greater than or equal to zero

Operation:	if $\$s \geq 0$ , advance_pc (offset $\ll 2$ ); else advance_pc (4);
Syntax:	bgez $\$s$ , offset




Name:

Student ID:

Section:

4.2 (10 pts) From the pipeline architecture below:

These two memory modules, although drawn separately in the figure below, are physically the same hardware module



Assume that all branches are perfectly predicted (this eliminates all control hazards).

If we only have one memory for both instructions and data, there is a structural hazard every time we need to fetch an instruction in the same cycle in which another instruction access data. Assume that the hazard must always be resolved by allowing the instruction that tries to access data in the memory to go first.

Draw a pipeline diagram and state how many clock cycles are needed to complete the following program segment.

```

SW R16, 12(R6)
LW R16, 8(R6)
BEQ R5, R4, Label //Assume R5 != R4
ADD R5, R1, R4
SLT R5, R15, R4
    
```

Name:

Student ID:

Section:

4.3 (5 pts) How does the technique of pipelining increase performance? Explain the increased instruction throughput, compared with a multicycle non-pipelined processor. Does pipelining reduce the execution time for individual instructions? Why?

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together

# MIPS Reference Data

①



CORE INSTRUCTION SET				OPCODE / FUNCT (Hex)
NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)		
Add	add R	$R[rd] = R[rs] + R[rt]$	(1)	0 / 20 <sub>hex</sub>
Add Immediate	addi I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2)	8 <sub>hex</sub>
Add Imm. Unsigned	addiu I	$R[rt] = R[rs] + \text{SignExtImm}$	(2)	9 <sub>hex</sub>
Add Unsigned	addu R	$R[rd] = R[rs] + R[rt]$		0 / 21 <sub>hex</sub>
And	and R	$R[rd] = R[rs] \& R[rt]$		0 / 24 <sub>hex</sub>
And Immediate	andi I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3)	0 <sub>hex</sub>
Branch On Equal	beq I	if( $R[rs] == R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	(4)	4 <sub>hex</sub>
Branch On Not Equal	bne I	if( $R[rs] != R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	(4)	5 <sub>hex</sub>
Jump	j J	$PC = \text{JumpAddr}$	(5)	2 <sub>hex</sub>
Jump And Link	jal J	$R[31] = PC + 8; PC = \text{JumpAddr}$	(5)	3 <sub>hex</sub>
Jump Register	jr R	$PC = R[rs]$		0 / 08 <sub>hex</sub>
Load Byte Unsigned	lbu I	$R[rt] = \{24'b0, M[R[rs]] + \text{SignExtImm}\}(7:0)$	(2)	24 <sub>hex</sub>
Load Halfword Unsigned	lhu I	$R[rt] = \{16'b0, M[R[rs]] + \text{SignExtImm}\}(15:0)$	(2)	25 <sub>hex</sub>
Load Linked	ll I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2,7)	30 <sub>hex</sub>
Load Upper Imm.	lui I	$R[rt] = \{imm, 16'b0\}$		6 <sub>hex</sub>
Load Word	lw I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2)	23 <sub>hex</sub>
Nor	nor R	$R[rd] = \sim (R[rs]   R[rt])$		0 / 27 <sub>hex</sub>
Or	or R	$R[rd] = R[rs]   R[rt]$		0 / 25 <sub>hex</sub>
Or Immediate	ori I	$R[rt] = R[rs]   \text{ZeroExtImm}$	(3)	4 <sub>hex</sub>
Set Less Than	slt R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$		0 / 2a <sub>hex</sub>
Set Less Than Imm.	slti I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2)	4 <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2,6)	b <sub>hex</sub>
Set Less Than Unsig.	sltu R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6)	0 / 2b <sub>hex</sub>
Shift Left Logical	sll R	$R[rd] = R[rt] \ll \text{shamt}$		0 / 00 <sub>hex</sub>
Shift Right Logical	srl R	$R[rd] = R[rt] \gg \text{shamt}$		0 / 02 <sub>hex</sub>
Store Byte	sb I	$M[R[rs] + \text{SignExtImm}](7:0) = R[rt](7:0)$	(2)	28 <sub>hex</sub>
Store Conditional	sc I	$M[R[rs] + \text{SignExtImm}] = R[rt]; R[rt] = (\text{atomic}) ? 1 : 0$	(2,7)	38 <sub>hex</sub>
Store Halfword	sh I	$M[R[rs] + \text{SignExtImm}](15:0) = R[rt](15:0)$	(2)	29 <sub>hex</sub>
Store Word	sw I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2)	2b <sub>hex</sub>
Subtract	sub R	$R[rd] = R[rs] - R[rt]$	(1)	0 / 22 <sub>hex</sub>
Subtract Unsigned	subu R	$R[rd] = R[rs] - R[rt]$		0 / 23 <sub>hex</sub>

- May cause overflow exception
- $\text{SignExtImm} = \{ 16(\text{immediate}[15]), \text{immediate} \}$
- $\text{ZeroExtImm} = \{ 16(1b'0), \text{immediate} \}$
- $\text{BranchAddr} = \{ 14(\text{immediate}[15]), \text{immediate}, 2'b0 \}$
- $\text{JumpAddr} = \{ PC + 4[31:28], \text{address}, 2'b0 \}$
- Operands considered unsigned numbers (vs. 2's comp.)
- Atomic test&set pair,  $R[rt] = 1$  if pair atomic, 0 if not atomic

## BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	func
I	opcode	rs	rt	immediate		
J	opcode	address				

## ARITHMETIC CORE INSTRUCTION SET

②

OPCODE / FMT / FT / FUNCT (Hex)

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FMT / FT / FUNCT (Hex)
Branch On FP True	bc1t FI	if( $FPcond$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/1-
Branch On FP False	bc1f FI	if(! $FPcond$ ) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/0-
Divide	div R	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	0/-/-/1a
Divide Unsigned	divu R	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	(6) 0/-/-/1b
FP Add Single	add.s FR	$F[fd] = F[fs] + F[ft]$	11/10/-/0
FP Add Double	add.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$	11/11/-/0
FP Compare Single	cmp.s* FR	$FPcond = (F[fs] \text{ op } F[ft]) ? 1 : 0$	11/10/-/y
FP Compare Double	cmp.d* FR	$FPcond = (\{F[fs], F[fs+1]\} \text{ op } \{F[ft], F[ft+1]\}) ? 1 : 0$	11/11/-/y
* (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)			
FP Divide Single	div.s FR	$F[fd] = F[fs] / F[ft]$	11/10/-/3
FP Divide Double	div.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$	11/11/-/3
FP Multiply Single	mul.s FR	$F[fd] = F[fs] * F[ft]$	11/10/-/2
FP Multiply Double	mul.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$	11/11/-/2
FP Subtract Single	sub.s FR	$F[fd] = F[fs] - F[ft]$	11/10/-/1
FP Subtract Double	sub.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$	11/11/-/1
Load FP Single	lwc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 31/-/-/1
Load FP Double	ldc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}]; F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$	(2) 35/-/-/1
Move From Hi	mfmhi R	$R[rd] = Hi$	0/-/-/10
Move From Lo	mfmlo R	$R[rd] = Lo$	0/-/-/12
Move From Control	mfc0 R	$R[rd] = CR[rs]$	10/0/-/0
Multiply	mult R	$\{Hi, Lo\} = R[rs] * R[rt]$	0/-/-/18
Multiply Unsigned	multu R	$\{Hi, Lo\} = R[rs] * R[rt]$	(6) 0/-/-/19
Shift Right Arith.	sra R	$R[rd] = R[rt] \gg \text{shamt}$	0/-/-/3
Store FP Single	swc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39/-/-/1
Store FP Double	swdc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt]; M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$	(2) 3d/-/-/1

## FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	func
FI	opcode	fmt	ft	immediate		

## PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if( $R[rs] < R[rt]$ ) $PC = \text{Label}$
Branch Greater Than	bgt	if( $R[rs] > R[rt]$ ) $PC = \text{Label}$
Branch Less Than or Equal	b1e	if( $R[rs] <= R[rt]$ ) $PC = \text{Label}$
Branch Greater Than or Equal	bge	if( $R[rs] >= R[rt]$ ) $PC = \text{Label}$
Load Immediate	li	$R[rd] = \text{immediate}$
Move	move	$R[rd] = R[rs]$

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

**OPCODES, BASE CONVERSION, ASCII SYMBOLS**

MIPS (1) opcode (31:26)	MIPS (2) funct (5:0)	MIPS (2) funct (5:0)	Binary	Decimal	Hexa-decimal	Char-acter	Deci-mal	Hexa-decimal	ASCII Char-acter
(1) sll	add <sub>f</sub>	sub <sub>f</sub>	00 0000	0	0	NUL	64	40	@
j	srl	mul <sub>f</sub>	00 0010	2	2	STX	66	42	B
jal	sra	div <sub>f</sub>	00 0011	3	3	ETX	67	43	C
beq	sllv	sqrt <sub>f</sub>	00 0100	4	4	EOT	68	44	D
bne		abs <sub>f</sub>	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov <sub>f</sub>	00 0110	6	6	ACK	70	46	F
bgtz	srav	neg <sub>f</sub>	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	H
addiu	jalr		00 1001	9	9	HT	73	49	I
sllt	movz		00 1010	10	a	LF	74	4a	J
slltu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w <sub>f</sub>	00 1100	12	c	FF	76	4c	L
ori	break	trunc.w <sub>f</sub>	00 1101	13	d	CR	77	4d	M
xori		ceil.w <sub>f</sub>	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w <sub>f</sub>	00 1111	15	f	SI	79	4f	O
(2) mfh1			01 0000	16	10	DLE	80	50	P
mth1			01 0001	17	11	DC1	81	51	Q
mfl0	movz <sub>f</sub>		01 0010	18	12	DC2	82	52	R
mtl0	movn <sub>f</sub>		01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
			01 1000	24	18	CAN	88	58	X
mult			01 1001	25	19	EM	89	59	Y
multu			01 1010	26	1a	SUB	90	5a	Z
div			01 1011	27	1b	ESC	91	5b	[
divu			01 1100	28	1c	FS	92	5c	\
			01 1101	29	1d	GS	93	5d	]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
lb	add	cvt.s <sub>f</sub>	10 0000	32	20	Space	96	60	`
lh	addu	cvt.d <sub>f</sub>	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22	"	98	62	b
lwr	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.w <sub>f</sub>	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	'	103	67	g
sb			10 1000	40	28	(	104	68	h
sh			10 1001	41	29	)	105	69	i
swl	sll		10 1010	42	2a	*	106	6a	j
sw	slltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	l
			10 1101	45	2d	-	109	6d	m
			10 1110	46	2e	.	110	6e	n
swc	cache		10 1111	47	2f	/	111	6f	o
ll	tge	c.f <sub>f</sub>	11 0000	48	30	0	112	70	p
lwc1	tgeu	c.un <sub>f</sub>	11 0001	49	31	1	113	71	q
lwc2	tlt	c.e <sub>f</sub>	11 0010	50	32	2	114	72	r
pref	tltu	c.ue <sub>f</sub>	11 0011	51	33	3	115	73	a
	teq	c.oit <sub>f</sub>	11 0100	52	34	4	116	74	t
ldc1		c.ult <sub>f</sub>	11 0101	53	35	5	117	75	u
ldc2	tne	c.oie <sub>f</sub>	11 0110	54	36	6	118	76	v
		c.ule <sub>f</sub>	11 0111	55	37	7	119	77	w
sc		c.sf <sub>f</sub>	11 1000	56	38	8	120	78	x
swc1		c.ngle <sub>f</sub>	11 1001	57	39	9	121	79	y
swc2		c.se <sub>f</sub>	11 1010	58	3a	:	122	7a	z
		c.ngl <sub>f</sub>	11 1011	59	3b	;	123	7b	{
sdcl		c.lt <sub>f</sub>	11 1100	60	3c	<	124	7c	
sdcl		c.nge <sub>f</sub>	11 1101	61	3d	=	125	7d	~
sdcl		c.le <sub>f</sub>	11 1110	62	3e	>	126	7e	~
		c.ngt <sub>f</sub>	11 1111	63	3f	?	127	7f	DEL

(1) opcode(31:26) = 0  
 (2) opcode(31:26) = 17<sub>hex</sub> (11<sub>hex</sub>); if fnt(25:21) = 16<sub>hex</sub> (10<sub>hex</sub>) f = s (single);  
 if fnt(25:21) = 17<sub>hex</sub> (11<sub>hex</sub>) f = d (double)


Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.

**IEEE 754 FLOATING-POINT STANDARD**

$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Single Precision Bias = 127,  
 Double Precision Bias = 1023.

**IEEE Single Precision and Double Precision Formats:**




**IEEE 754 Symbols**


Exponent	Fraction	Object
0	0	± 0
0	≠ 0	± Denorm
1 to MAX - 1	anything	± Fl. Pt. Num
MAX	0	± ∞
MAX	≠ 0	NaN

S.P. MAX = 255, D.P. MAX = 2047


**MEMORY ALLOCATION**




**STACK FRAME**



**DATA ALIGNMENT**



**EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS**



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

**EXCEPTION CODES**

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

**SIZE PREFIXES (10<sup>3</sup> for Disk, Communication; 2<sup>3</sup> for Memory)**

SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX
10 <sup>3</sup> , 2 <sup>10</sup>	Kilo-	10 <sup>15</sup> , 2 <sup>50</sup>	Peta-	10 <sup>-3</sup>	milli-	10 <sup>-15</sup>	femto-
10 <sup>6</sup> , 2 <sup>20</sup>	Mega-	10 <sup>18</sup> , 2 <sup>60</sup>	Exa-	10 <sup>-6</sup>	micro-	10 <sup>-18</sup>	atto-
10 <sup>9</sup> , 2 <sup>30</sup>	Giga-	10 <sup>21</sup> , 2 <sup>70</sup>	Zetta-	10 <sup>-9</sup>	nano-	10 <sup>-21</sup>	zepto-
10 <sup>12</sup> , 2 <sup>40</sup>	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10 <sup>-12</sup>	pico-	10 <sup>-24</sup>	yocto-

The symbol for each prefix is just its first letter, except μ is used for micro.

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together